

Forum Romanians in Micro- and Nanoelectronics, 6 November 2018, Romanian Academy, Bucharest, Romania




Engineered Substrates and Technologies for Nanoelectronics

Dr. Ionut RADU, SOITEC

Semiconductor Value Chain

Engineered substrates



Leading engineered substrate supplier addressing consumer markets



soitec

OUTLINE

- 1 Value of substrate engineering
- 2 Substrate technologies & some physics insights
- 3 Innovation model
- 4 Takeaways

~~Challenges~~ Opportunities for semiconductor innovation


SMARTPHONES

AUTOMOTIVE




5G

IOT

ARTIFICIAL INTELLIGENCE





Substrates are the foundation of high-tech products



The characteristics of the initial substrate define the performance and architecture of devices and circuits

FD-SOI technology



*P. Flatresse et al.
S3S Conference Short Course, 2014*

• Power

- Junction capacitance removal
- Body Bias enabling ULV operation



• Performance

- Sub 20nm device scaling
- Very low mismatch
- On demand performance through body bias
- mmWave compatible RF device
- Immunity to high energy particles
- Superior analog device behavior compared to bulk
- Process, temperature & ageing compensation through body bias



• Cost

- Lower manufacturing cost for foundry than bulk
- Lower NRE than FinFET




OUTLINE

- 1 Value of substrate engineering
- 2 Substrate technologies & some physics insights
- 3 Innovation model
- 4 Takeaways


Transistor channel and back-gate oxide @substrate

Substrate characteristics


Device benefits





Smart Cut™ : revolutionary technology



Smart Cut process: multiscale, multiphysics phenomena




Smart Cut process: multiscale, multiphysics phenomena





Generation of point defects and vertical stress

Smart Cut process: multiscale, multiphysics phenomena




H & Vacancy co-precipitation in Platelets




Platelets growth (Conservative Ostwald ripening)


Smart Cut process: multiscale, multiphysics phenomena




Nanocrack Ostwald ripening study in-situ




Microcrack coalescence by IR microscopy



Smart Cut process: multiscale, multiphysics phenomena



$$\text{Log}\left(\frac{1}{\tau_{Split}}\right) = C - \frac{E_a}{k_B T} - \frac{\gamma}{\frac{3}{8}\rho_S k_B T} + \dots + O(\text{Log}T)$$




Minimization of total energy:
Platelets reduction → microcracks growth

Model:
vertical H diffusion from platelets + Griffiths criteria

OUTLINE


- 1 Value of substrate engineering
- 2 Substrate technologies & some physics insights
- 3 Innovation model
- 4 Takeaways

Collaborative R&D – successful innovation model




Complete ecosystem across the value chain working to meet product specifications

SOI adoption through key partnerships and collaborations



RF-SOI & FD-SOI: European leadership in innovation



OUTLINE

- 1 Value of substrate engineering
- 2 Substrate technologies & some physics insights
- 3 Innovation model
- 4 Takeaways

Take aways



- Engineered Substrates represent **foundation of advanced electronic circuits**
- Soitec's technology roadmap will continue to enable next generation of devices
- System Design-Technology-Substrate co-optimization is required to establish technology standards: **collaborative R&D**
- Smart Things Opportunity ahead: 5G, AI, Automotive, Health & Medical